© 2024 EasyEDA Some rights reserved ISO/IEC
Brand new interactions and interfaces
Smooth support for design sizes of over 3W
devices or 10W pads
More rigorous design constraints, more
standardized processes
For enterprises, more professional users
Easy to use and quick to get started
The process supports design scales of 300
devices or 1000 pads
Supports simple circuit simulation
For students, teachers, creators
STD JM007 IDE and Floppy Mezzanine Board [v1.0] for SC126 V1.0
Mode:
Cloned from JM006 IDE and Floppy Mezzanine Board [v1.0] for SC126 V1.0
JM007 SC126 v1.0 Z180 Disk IO Daughterboard2 V1.0
Open in EditorJM007 SC126 v1.0 Z180 Disk IO Daughterboard V1.0
Open in EditorID | Name | Designator | Footprint | Quantity |
---|---|---|---|---|
1 | 10K | RP1 | RPACK-SIP-PTH-8 | 1 |
2 | 3MM LED | LED1 | LED2-2.54-D5.0MM | 1 |
3 | 74HCT04 | U6 | DIP14 | 1 |
4 | 100nF | C5,C8,C4,C2,C6,C7,C1,C3 | CAP-RAD-2.54MM | 8 |
5 | IDE-40 CONNECTOR | P3 | CONN_PIN_HEADER_RPI3_2X20_BOTTOM_SIDE | 1 |
6 | Jumper_Dual | JP3,JP4,JP1,JP2,JP8,JP7 | HDR-3X1/2.54 | 6 |
7 | Extra RC80 Card Socket | S1 | RC2014-HDR-2X40-S-F-R-2.54MM | 1 |
8 | RC80 Card Socket | S2 | RC2014-HDR-2X40-S-F-R-2.54MM | 1 |
9 | 74HCT688 | U5 | DIP20 | 1 |
10 | 10K | R2,R3,R4 | RES-TH_BD1.8-L3.2-P7.20-D0.4 | 3 |
11 | 470 | R1 | RES-TH_BD1.8-L3.2-P7.20-D0.4 | 1 |
12 | Header-Male-2.54_2x6 | P1 | HDR-TH_12P-P2.54-V-R2-C6-S2.54 | 1 |
13 | 82C55A_PLCC | U4 | PLCC44 | 1 |
14 | 16.0000 MHz | X1 | OSC-08 | 1 |
15 | FLOPPY_IDC_34P | P4 | Z-231011034106 | 1 |
16 | 4.7K | RP2 | RPACK-SIP-PTH-8 | 1 |
17 | 74HCT138 | U2,U1 | PDIP-16 | 2 |
18 | WD37C65 | U3 | DIP-40_L52.3-W13.9-P2.54-LS15.2-BL | 1 |
19 | 4.7K | R5,R6 | RES-TH_BD1.8-L3.2-P7.20-D0.4 | 2 |
20 | Header-Male-2.54_2x8 | P2 | HDR-TH_16P-P2.54-V-M-R2-C8-S2.54 | 1 |
21 | 74HCT125 | U7 | PDIP-14 | 1 |
Unfold
Loading...
Do you need to add this project to the album?