Editor Version ×
recommended

Pro Edition

free

Brand new interactions and interfaces

Smooth support for design sizes of over 3W

devices or 10W pads

More rigorous design constraints, more

standardized processes

For enterprises, more professional users

Std Edition

Easy to use and quick to get started

The process supports design scales of 300

devices or 1000 pads

Supports simple circuit simulation

For students, teachers, creators

Ongoing

STD Ogryzek V5 and SD2IEC

Ogryzek V5 and SD2IEC

Project tags

License

License:

Mode:

Mode

Editors' pick

Editors' pick

  • 3.8k
  • 0
  • 11
Update time: 2022-02-06 08:14:53
Creation time: 2018-05-21 23:46:49
Description

Description

![ogr5f1.JPG](//image.easyeda.com/pullimage/Zwr3hYBkonAT3GLtJHlV8NSYGK7B9QTALCnvMwaY.jpeg) ![01 ogryzek plus sd2iec.jpg](//image.easyeda.com/pullimage/79efPQyTYJj8wQFEu2NwIj9jRtb70EihLpbII55M.jpeg) ![2 brothers ogryzek.jpg](//image.easyeda.com/pullimage/yMf0MveoAXxsXe1ulATuxM4g9FvmUcr2T5D4DSx4.jpeg) ![green lite ogryzek.jpg](//image.easyeda.com/pullimage/rqjyWfMsaAGrpAhkHFL2rM8o7Jp8aeUzOLTSRVDg.jpeg) ![no lite ogryzek.jpg](//image.easyeda.com/pullimage/V6dYgYPWbgoneKDdIuFxEG3xyB67b3YkNpt0X6zi.jpeg) ![red lite ogryzek.jpg](//image.easyeda.com/pullimage/YCk7DnIAaxgocqcmdEusgMCM9sQDjTpNHFYiCS0O.jpeg) ![ogr5f2.jpg](//image.easyeda.com/pullimage/yBfHp5ilJCSxmvql1eSp13mNAYhyRVz7CrNw0Kjo.jpeg) ![og5.png](//image.easyeda.com/pullimage/fvc5QHqwMEHZn8QVYzVXYNfzMnBA2ZIrfPB8JqIB.png) ![ogr v5.jpg](//image.easyeda.com/pullimage/aw9dP25R4p6FzBW34jXF5QpbDOnPs4BrqBXmYLkG.jpeg) ![kabelek.png](//image.easyeda.com/pullimage/nonPWI8vywfSknvYfjHi3K9BX8YEcpGwNlowWbfH.png) # HOW WRITE STROBE WORK IN OGRYZEK V5 - STROBE TIMING # White line - moment of latching data from data bus ![STROBE.png](//image.easyeda.com/pullimage/Vxi4gHCAi3XgfcKi8DBRtyMPlcs9P9T7vhgFh9E1.png) ![OGRYZEK V4 ALL.png](//image.easyeda.com/pullimage/B84duRNEvhof2zlWUYiTK0wlZXtU1yz0gwLH55Jv.png) # FUSE BITS ATMEGA 644p # ![fuses.png](//image.easyeda.com/pullimage/0Rkhkeff04lXGiaW82ElPICdGkEcumIJQQ2NwsQg.png) ![01.jpg](//image.easyeda.com/pullimage/Nam5MDe6eY5AAgR8oefNOhnQjeas0FKJc9UUH66T.jpeg) ![02.jpg](//image.easyeda.com/pullimage/vDclANlSHNIEIRU5paA0jUJqmYDNib0jlAYJmwaK.jpeg) ![03.jpg](//image.easyeda.com/pullimage/UuygruQcCI1fQ9iTysY9MoO3XK6Hnx2W04yIMCTy.jpeg) ![04.jpg](//image.easyeda.com/pullimage/v6i8tKIrIprRj4wQwXtvdI9m0MFGoHFrmSkv1tlM.jpeg) ![05.jpg](//image.easyeda.com/pullimage/mdwqgURs9M3UOgPw0BDIoGrpair3C0mLNE7IAAbc.jpeg) ![ogryzek full 512KB top.jpg](//image.easyeda.com/pullimage/HZywXHQwq5SR6eoj6xeKMGC3k7pQRP24djKoU1kz.jpeg) ![ogryzek full 512KB bottom.jpg](//image.easyeda.com/pullimage/kDlltH30f1MPTdfq39FMA5Hi4nhKsZ9Ob9r5UivN.jpeg) ![0n02.jpg](//image.easyeda.com/pullimage/YYj94u1qczYHVju438QFJQHR5flDCJVgqN19A2lS.jpeg) ![n05.jpg](//image.easyeda.com/pullimage/G9GMe5CRJWLOqrYFtyzRfj5jKAMCP6S5NtU6KXk7.jpeg) ![n01.jpg](//image.easyeda.com/pullimage/z2XJZ5aqWnQKACzsvOE1r6ZZmIM0x7FSg8Ftimo4.jpeg) ![n03.jpg](//image.easyeda.com/pullimage/PT1BMbZZ0zVhL6IWsN3zrKLiIXMg4tCQ86JGiuQm.jpeg)
Design Drawing

Design Drawing

schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 10k 10K,27C020_10K,R10K,RWP10K C1206 4
2 27C020/512/256 27C020/512/256 DIP32 1
3 74LS138 74LS138 DIP16 1
4 74LS139 74LS139 DIP16 1
5 74LS273 74LS273 DIP20 1
6 0k A18 C1206 1
7 100nF C1,C2 C1206 2
8 C3 C3 C1206 1
9 56pF C4,C5 1206 2
10 100nF C6 1206 1
11 10uF(106) C7,C8,C9 1206 3
12 TF-15×15 CARD1 SD-MICRO-1 1
13 LL4448 EXROM,I/O2,ROM_L SOD80_DO213AA_MINIMELF 3
14 Straight headphone jack J1 AUDIO-PJ313D 1
15 FC-3215HRK-620D LED1 1206 1
16 KT-1206Red LED LED2 1206 1
17 2X3 2.54mm IDC Box P1 HDR-IDC-2.54-2X3P 1
18 IRLML2402TRPBF Q1,Q2,Q3 SOT-23(SOT-23-3) 3
19 10KΩ(1002) R1 1206 1
20 330Ω R2,R3 1206 2
21 22KΩ(223) R4,R10,R14 1206 3
22 10KΩ R5,R7,R8,R11,R12,R15 1206 6
23 18Ω(18R0) R6,R9,R13 1206 3
24 RESET S1,S2,S3,S4 TACTILE-PTH-SIDEEZ 4
25 cart_c64 U1 CART_C64 1
26 ATMEGA644PA-AUR U2 TQFP-44_10X10X08P 1
27 AMS1117-3.3 U4 SOT-223 1
28 8MHz X1 HC-49S 1

Unfold

Project Attachments

Project Attachments

Order File name Download times
1

OGRYZEK INSTRUKCJA.pdf

19
2

EN-GNAWED CARTRIDGE V1_6.pdf

12
Project Members

Project Members

Target complaint
Related Projects
Change a batch
Loading...

Comment

Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn