Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD 6502 NOP Test Rig

License:

Mode: Editors' pick

  • 1.3k
  • 0
  • 1
Update time: 2020-12-22 17:18:51
Creation time: 2020-11-28 16:21:15
Description
A simple test rig to test the basic operation of a 6502 processor using the NOP instruction provide a binary count on the Address Bus outputs.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 16 Pin Dip Switch U4 DIP16 1
2 2.1mm DC_POWER J11,J2 2.1MM DC-POWER JACK 2
3 5002 TP0,TP1,TP2,TP3,TP4,TP5,TP6,TP7,TP8,TP9,TP10,TP11,TP12,TP13,TP14,TP15,TP16,TP17,TP18,TP19,TP20,TP21,TP22,TP23,TP24,TP25,TP26,TP27 TEST-TH_BD2.54-P1.39 28
4 HDR-M-2.54_2x4 J1 HDR-M-2.54_2X4 1
5 Resistor SIL x8 RP1,RP2,RP3 SIL-9 3
6 HDR-M-2.54_1x1 J3 HDR-M-2.54_1X1 1
7 K4-6×6_TH KEY1 KEY-TH_4P-L6.0-W6.0-P4.50-LS6.5 1
8 LED-TH-3mm_R LED1,LED2,LED3,LED4,LED5,LED6,LED7,LED8,LED9,LED10,LED11,LED12,LED13,LED14,LED15,LED16 LED-TH_BD3.0_RED 16
9 ZIF40 U2 40 PIN ZIF SOCKET 1
10 MCO-1510A U1 MCO-1510A- 1
11 4K7 R1,R2,R3,R4 R_AXIAL-0.4 4
12 100n C1 CAP-3.5*7.5*7.2 1
13 10u C2 CAP-3.5*7.5*7.2 1
14 74LS393 U3 DIP14 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn