© 2024 EasyEDA Some rights reserved ISO/IEC
Brand new interactions and interfaces
Smooth support for design sizes of over 3W
devices or 10W pads
More rigorous design constraints, more
standardized processes
For enterprises, more professional users
Easy to use and quick to get started
The process supports design scales of 300
devices or 1000 pads
Supports simple circuit simulation
For students, teachers, creators
STD Logic Analyzer
Mode:
This is a 6502/65C02/6800/6809/Z80 logic analyzer design using a Teensy 4.1 microcontroller.
It clips onto a 6502, 65C02, 6800, 6809, or Z80 chip and monitors the address, data, and control lines in real-time.
There is a simple command line interface over the microcontroller's USB serial interface that allows you to set parameters, such as the state to trigger on, and to capture and list the recorded data.
It has been built on a PCB and tested with 6502, 65C02, 6800, and Z80 single-board computers running at up to 2 MHz.
It should work with other 6502 and Z80 compatible CPUs and the 6809E, but would need some wiring changes to work with a 6802. The CPU can be selected at run time.
Included are the Arduino sketch and circuit schematic diagram.
ID | Name | Designator | Footprint | Quantity |
---|---|---|---|---|
1 | 0.1u | C1,C2,C3,C4 | RAD-0.2 | 4 |
2 | HDR-M-2.54_1x1 | J2,J3,J4,J5 | HDR-M-2.54_1X1 | 4 |
3 | TRIGGER | SW1 | TACTILE-PTH-EZ | 1 |
4 | TEENSY 4.1 | U1 | TEENSY 4.1 | 1 |
5 | 74LVC245AN | U2,U3,U4,U5 | DIP-20_L25.4-W10.2-P2.54-LS10.2-BL_SOCKET | 4 |
6 | Header-Male-2.54_1x3 | H1,H2,H3 | HDR-TH_3P-P2.54-V-M-1 | 3 |
7 | HDR-M-2.54_1x20 | J1,J6,J7,J8,J9,J10 | HDR-M-2.54_1X20 | 6 |
Unfold
Loading...
Do you need to add this project to the album?