© 2024 EasyEDA Some rights reserved ISO/IEC
Brand new interactions and interfaces
Smooth support for design sizes of over 3W
devices or 10W pads
More rigorous design constraints, more
standardized processes
For enterprises, more professional users
Easy to use and quick to get started
The process supports design scales of 300
devices or 1000 pads
Supports simple circuit simulation
For students, teachers, creators
STD PLL_Lesson_190805
Mode:
New Schematic
Open in Editor2xHALF74HC112EE
Open in Editor74HC73EE symbol with model test jig
Open in Editor74HC112EE symbol with model test jig
Open in Editor74HC4040EE symbol with model test jig
Open in EditorSCHMITTNAND2EE gated oscillator test jig with symbol
Open in EditorAND3EE test jig with symbol
Open in EditorDFFEE D type flip flop demo
Open in EditorDFFEE D type flip flop demo
Open in EditorWallman amplifier circuit
Open in EditorPhaseDetecion
Open in EditorID | Designator | Quantity |
---|---|---|
1 | U1 | 1 |
2 | V1 | 1 |
3 | V2 | 1 |
4 | V1 | 1 |
5 | V2 | 1 |
6 | R1,R2,R3,R4 | 4 |
7 | C1 | 1 |
8 | U3 | 1 |
9 | U2 | 1 |
10 | V1 | 1 |
11 | VCLK | 1 |
12 | VMR | 1 |
13 | R1,R2 | 2 |
14 | C1,C2 | 2 |
15 | U2 | 1 |
16 | VDD | 1 |
17 | COSC | 1 |
18 | ROSC | 1 |
19 | V1 | 1 |
20 | U2 | 1 |
21 | V2 | 1 |
22 | VDD | 1 |
23 | RSOURCE2,RLOAD,RSOURCE1,RSOURCE3 | 4 |
24 | V1 | 1 |
25 | V3 | 1 |
26 | U1 | 1 |
27 | VNETLINK | 1 |
28 | V1 | 1 |
29 | VCLK1 | 1 |
30 | VSET1 | 1 |
31 | VRESET1 | 1 |
32 | U1,U2 | 2 |
33 | Q1,Q2 | 2 |
34 | R1,R4 | 2 |
35 | R2 | 1 |
36 | R3 | 1 |
37 | RC | 1 |
38 | RE | 1 |
39 | R5,RLOAD | 2 |
40 | C1,C4,C2 | 3 |
41 | C8,C6 | 2 |
42 | C3,C7,C5 | 3 |
43 | V1 | 1 |
44 | V2 | 1 |
45 | V2 | 1 |
46 | VCLK2 | 1 |
47 | U3 | 1 |
48 | U4,U5 | 2 |
Unfold
Loading...
Do you need to add this project to the album?