CPU and DDS V2 - PW Mag July 22

Ongoing

STD CPU and DDS V2 - PW Mag July 22

License: Public Domain

Mode:

Editors' pick

Update time： 2024-02-15 21:46:10

Creation time： 2021-08-02 13:33:48

Description

A direct digital synthesiser driven by a Microchip microcontroller. As published in the July 2022 edition of Practical Wireless magazine.

Design Drawing

schematic diagram

（ 1 / ）

PCB

（ 1 / ）

The preview image was not generated, please save it again in the editor.

BOM

ID	Name	Designator	Footprint	Quantity
1	HDR-M-2.54_1x1	A1,A2	HDR-M-2.54_1X1	2
2	100u	C1,C3,C9,C20	CAP-D8.0-F3.5	4
3	100n	C2,C10,C11,C23,C24,CU1,CU1A,CU4,CU5	CAP-TH_L5.5-W2.0-P5.00-D1.0	9
4	1u	C12,C13,C14,C15	CAP-D8.0-F3.5	4
5	470u	C21	CAP-D8.0-F3.5	1
6	1N4007	D7,D8	DO-41_BD2.4-L4.7-P8.70-D0.9-RD	2
7	DB9_F	DB1	DSUB-TH_DMR-9S	1
8	HDR-F-2.54_1x10	H1,H2,H4	HDR-F-2.54_1X10	3
9	MOLEX 1X7	H1A,H1B,H2A,H2B,H3	MOLEX-1X7	5
10	MOLEX-1X4	H4A,H4B	MOLEX-1X4	2
11	M04	H5A,H5B	MOLEX-1X4	2
12	HDR-F-2.54_1x2	H6,H7	DIP-1X2P2.54	2
13	AD9851 CON1X10_B	H8A	SIP-10_A	1
14	AD9851 CON1X10_A	H8B	SIP-10	1
15	SIP-10	H9A,H9B,H10A,H10B	SIP-10	4
16	M3A	M3A,M3B,M3C,M3D,M3E	HOLE-3.0	5
17	4K7	R1	AXIAL-0.4	1
18	22K	R2,R3,R4,R9,R10	AXIAL-0.4	5
19	1K	R5,R6,R8,RL9	AXIAL-0.4	4
20	10R	R7,R11	AXIAL-0.4	2
21	10K	R12	AXIAL-0.4	1
22	1k	R15	AXIAL-0.4	1
23	SMA	RF1,RF2	SMA-TH_SMA-KE901	2
24	20K	RV1	POT-TRIM-BOURNS-PV36W	1
25	2K	RV7	POT-TRIM-BOURNS-PV36W	1
26	LEFT	SW1	SW-TH_SERGYAUOA	1
27	DOWN	SW2	SW-TH_SERGYAUOA	1
28	UP	SW3	SW-TH_SERGYAUOA	1
29	RIGHT	SW4	SW-TH_SERGYAUOA	1
30	MENU	SW5	SW-TH_SERGYAUOA	1
31	F/C	SW6	SW-TH_SERGYAUOA	1
32	F1	SW7	SW-TH_SERGYAUOA	1
33	F2	SW8	SW-TH_SERGYAUOA	1
34	Bourns EN Optical Encoder	SW11	SW-TH_PEC11R-4XXXF-SXXXX	1
35	PIC16F648A	U1	DIP-18_L23.0-W6.5-P2.54-LS7.6-BL	1
36	MAX232	U2	DIP-16_L20.0-W6.4-P2.54-LS7.6-BL	1
37	74HC595	U4	DIP-16_L19.8-W6.5-P2.54-LS7.6-BL	1
38	78M05	UR1	TO-220-3_L10.0-W4.5-P2.54-L-HOR-TAB-DOWN	1
39	78L05Z	UR2	TO92	1
40	HD44780LCD	X1	LCD1602	1
41	74AC74	U5	DIP-14_L19.4-W6.4-P2.54-LS7.6-BL	1