© 2024 EasyEDA Some rights reserved ISO/IEC
Editor Version
×
recommended
Pro Edition
Brand new interactions and interfaces
Smooth support for design sizes of over 3W
devices or 10W pads
More rigorous design constraints, more
standardized processes
For enterprises, more professional users
Std Edition
Easy to use and quick to get started
The process supports design scales of 300
devices or 1000 pads
Supports simple circuit simulation
For students, teachers, creators
Ongoing
STD 65c02 VIA Data
65c02 VIA Data
License
GPL 3.0
License: GPL 3.0- 0
Update time：
2019-12-07 15:31:39
Creation time：
2019-11-11 00:38:25
Description
Description
Empty
Design Drawing
Design Drawing
schematic diagram
（
1
/
）
PCB
（
1
/
）
The preview image was not generated, please save it again in the
editor.
| ID | Name | Designator | Footprint | Quantity |
|---|---|---|---|---|
| 1 | 7-SEGMENT-COM-CATH | B7-B4,B3-B0,A7-A4,A3-A0 | 7-SEGMENT-DISPLAY | 4 |
| 2 | HEADER_19 | VIA_IN | HEADER_19 | 1 |
| 3 | MC14495P1 | B7-4,A7-4,A3-0,B3-0 | 16-PIN DIP 300 | 4 |
| 4 | 220 | RA7-E,RA7-F,RA7-G,RA7-B,RA7-C,RA7-D,RB3-G,RB3-F,RB3-E,RA3-D,RB3-C,RB3-B,RB7-D,RB7-C,RB7-B,RB7-G,RB7-F,RB7-E,RB7-A,RB3-A,RA7-A,RA3-E,RA3-F,RA3-G,RA3-A,RA3-B,RA3-C,RB3-D | 0805 | 28 |
Unfold
Project Members
Project Members
0
0
Collect to album
Related Projects
Change a batch
Loading...
Comment
Add to album
×
Loading...
reminder
×
Do you need to add this project to the album?