Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 30,000 devices or 100,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

STD Circuito IO

  • 395
  • 0
  • 0

No Profile

License: LGPL

Creation time: 2019-05-07 00:22:18
Update time: 2019-06-18 01:46:17
Description
Design Drawing
schematic diagram
1 /
PCB
1 /
Empty
ID Name Designator Footprint Quantity
1 EVQ22705R PCI,FIN_EMERGENCIA,EMERGENCIA KEY-6.0*6.0-4 3
2 1k R1,R2,R3,R4,R5,R6,R7,R8 AXIAL-0.3 8
3 1u C2,C3,C8,C1 RAD-0.1 4
4 7404 U1 DIP14 1
5 47nF C5,C6,C7,C10,C11,C4,C9,C12,C13 RAD-0.1 9
6 7408 U2 DIP14 1
7 74175 U5 DIP16 1
8 74191 U6 DIP16 1
9 7485 U7 DIP16 1
10 7474 U3,U4 DIP14 2
11 74157 U8 DIP16 1
12 LED_HA-BAJADO LED1 LED-3MM/2.54 1
13 LED_EMERGENCIA LED2 LED-3MM/2.54 1
14 7SEGMENTS AFF1,AFF2 NONE 2
15 NE555 U11 DIP8 1
16 10u C14 RAD-0.1 1
17 69,69K R9 AXIAL-0.3 1
18 4,6K R10 AXIAL-0.3 1
19 10n C15 CAP-D3.0XF1.5 1
20 1K R11 RES-ADJ_3386P 1
21 7447 U9,U10 DIP16 2
22 RPACK 330 OHMS R12,R13 RPACK-SIP-PTH-8-LP 2

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn