Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 30,000 devices or 100,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Std EditionProjecto SeIV Ror+ 4-20

Profile:aasdf

License: Public Domain

Published Time:2020-11-04 21:12:53
  • 99
  • 0
  • 0
Description

adf

Documents
ID Name Designator Footprint Quantity
1 2N3904(SOT-23) Q1 SOT-23-3_L2.9-W1.3-P1.90-LS2.4-TR 1
2 1nF C1 C0603 1
3 XTR115 U1 SOIC-8_L5.0-W4.0-P1.27-LS6.0-BL 1
4 CR1220-2 24V,+5V BAT-SMD_CR1220-2 2
5 15k R1,R2 R0603 2
6 100k R0 R0603 1
7 390k R4 R0603 1
8 12k R5 R0603 1
9 270 R3 R0603 1
10 4P SENSOR 5268-4P 1

Unfold

Project Attachments
Empty
Project Members

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn