© 2023 EasyEDA Some rights reserved
Editor Version
×
Standard
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
Profession
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 30,000 devices or 100,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD RC2014-Z180LinearMemory
Project Status:
Ongoing
- 1
Description
This is an card for a Z180-CPU for the RC2014 (2x40 bus). It offers 512KByte RAM(upper - starting at 8.0000h) and 512KByte ROM (lower - starin at 0.0000h).
The Version 4 contains connectors for the address lines A16, A17, A18 and A19, for the Refresh-Line. This module can be used with other Z180 modules
Design Drawing
schematic diagram
（
1
/
）
PCB
（
1
/
）
The preview image was not generated, please save it again in the
editor.
| ID | Name | Designator | Footprint | Quantity |
|---|---|---|---|---|
| 1 | 4k7 | R1-4K7 | AXIAL-0.3 | 1 |
| 2 | SST39SF040-70 | ROM_512X8 | DIF32-MSK | 1 |
| 3 | Header-Male-2.54_1x10 | P1-HEADERSIGNALS | HDR-10X1/2.54 | 1 |
| 4 | 100nf | C1_ROM,C3_RAM,C2_BUS,C5_139 | RAD-0.1 | 4 |
| 5 | 74HCT139 | U2-HCT139 | DIP16 | 1 |
| 6 | Bus RC2014/80 | U3 | HDR-2.54-19-2X40P | 1 |
| 7 | AS6C4008-55SIN | RAM_512X8 | DIL32 | 1 |
Unfold
Project Members
0
1
Collect to album
Target complaint
Related Projects
Change a batch
Loading...
Add to album
×
Loading...
reminder
×
Do you need to add this project to the album?