Editor Version ×
recommended

Pro Edition

free

Brand new interactions and interfaces

Smooth support for design sizes of over 3W

devices or 10W pads

More rigorous design constraints, more

standardized processes

For enterprises, more professional users

Std Edition

Easy to use and quick to get started

The process supports design scales of 300

devices or 1000 pads

Supports simple circuit simulation

For students, teachers, creators

jbenson

  • Home
  • Projects
  • Articles
  • Postings
  • Favorites
  • Profile
  • Friends
  • Team

Personal Info

Nickname jbenson

Certification Title Not Yet

Location

Company BAE Systems

School Rivier College

Profession Engineer

Website United States

Profile  Keysight Vee  DOORS  Systems Integration, Validation and Verification  Testing and Verifying RF Microwave hardware for Space Flight platforms  Developing and performing Test procedures and reports  Test data reduction and analysis  STE architect – Digital Communications, RF Interfaces,  Programming RF Source generators, power meters, ARB’s, Agilent PNA’s (Network Analyzers)  Agilent Pulse Building software  C Sharp using Microsoft Visual Studio 2010  National Instruments Test Stand development  National Instruments CVI/LabWindows Development  Software Development in C/C++(25 years)  Embedded Systems Software Development using Wind River Tornado  Hardware Interface Driver Development and Software Testing/Verification  Rational ClearCase®/ClearQuest® User and Administrator  Extensive software, hardware and networking experience and training  Adept in C, C#, C++, Java, LabWindows/CVI, Keysight VEE and other languages  Networking, Sun Solaris, Linux Administration

  • Following
  • Followers

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn