© 2024 EasyEDA Some rights reserved ISO/IEC
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD EF9345 (and CGA) to SCART Minitel
License: GPL 3.0
Mode: Editors' pick
3 in 1 project breakable board
Notes :
[Won't adjust MDA/PET syncs to 15Khz ...]
Board to select TTL inputs for C128 (80 cols), PET
- Provides reset signal to main CPU board
- Provides +5V power to main CPU board
- Optionnaly, provides +12V power to main CPU board (needed for line relay and peri-informatique power supply)
- Optionally, provides negative power to main CPU (needed for modem usage)
Usage :
Direct connection of the 8 wires cable
- No need of power supply on peri-informatique (DIN5) plug and +5V regulated available ==> Provide +5V regulated (no need of XL4015)
- No need of power supply on peri-informatique (DIN5) plug but no +5V regulated available ==> Provide +12V (need of XL4015)
- Need of power supply on peri-informatique (DIN5) or modem relay activation ==> Provide +12V (need of XL4015)
- Need of modem operation ==> Provide +12V (need of XL4015) and -9V
- May brake or let the output stage board
- Need of 5V power supply if separated from power board
- Need of RGBY signals from EF9345 to H5 header (direct connection with a 4 wires cable to test point #60 of RTIC M1b minitel)
- Need of a SCART cable to H6 header
Usage :
EF9345 outputs are buffered by 74LS244 driver for more safety
Colors output stage is a direct copy of Matra's Alice 32/90 schematics. It fits SCART requirements as well as GBS8200 ones.
Sync output stage is a voltage divider, providing a multiplexed HS and VS signal fiting GBS8220 requirements and acceptable to SCART.
Unfold
Loading...
Do you need to add this project to the album?