I am new to EasyEDA. I have laid out my PCB using default DRC settings. I have a four layer board with a power and ground plane. When I run the design rule check I get errors on every one of my vias:

Can anybody explain what this error is trying tell me, and how I can fix it? Thank you very much in advance!

Tom McManus