Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 30,000 devices or 100,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

STD MAX 7128 DRAM

  • 730
  • 0
  • 0

No Profile

License: Public Domain

Creation time: 2020-09-07 23:55:23
Update time: 2020-09-24 01:27:00
Description
**CAUTION! UNTESTED – WORK IN PROGRESS – UNDER CONSTRUCTION** Added to jlcpcb order ``` Specs One 512K EEPROM or RAM or NVRAM One to Four 30 PIN or One 72 PIN DRAM SIMM EPM7128 84pin PLCC - DRAM Controller & Memory Mapper Linear or Paged operation – RomWBW compatible DRAM CARD - On Card Refresh, looks like SRAM to CPU - Memory retained during CPU Single-Step or HALT - Up to 16MB Linear for z280 / others - Wait States can be added for slow EEPROM or DRAM Options – if it is possible... - Load a test ROM file via Intel Hex into DRAM and map it low for fast testing... - Load a test ROM file and write it to the EEPROM. - "SHADOW" the EEPROM to eliminate wait states. Future – if it is possible... - "Software Select" Linear or Paged memory mapping on the fly. - 32MB or 64MB DRAM paged as 256×128k or 256k pages ```
Design Drawing
schematic diagram
1 /
PCB
1 /
Empty
Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn