Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 30,000 devices or 100,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Std edition Grant Searle 56K Z80 copy

No Profile

License:

Project source: Cloned from Grant Searle 56K Z80

Published Time: 2020-12-31 14:29:24
  • 638
  • 0
  • 2
Description

Schematic of Grant Searle's 56K Z80Computer Project has not yet been tested.

design drawing
schematic diagram
1 /
PCB
1 /
Empty
ID Name Designator Footprint Quantity
1 MAX232 U1 DIL16 1
2 6502CPU U2 DIP-40 1
3 628128P U4 DIP32 1
4 LS32 U7 DIP14 1
5 4k7 R1,R4,R5 R3 3
6 1u C2,C3,C4,C7,C1 C1 5
7 22p C5,C6 C1 2
8 7.3728M X1 HC49S 1
9 POWER J2,J3 HDR1X2 2
10 RS232 J1 HDR1X4 1
11 1k R3 R3 1
12 0.1u C8,C9,C11,C12,C13,C14,C15,C16 C1 8
13 50u C10 C1 1
14 POWER LED J5 HDR1X2 1
15 HCT04 U5 DIP14 1
16 1M R2 R3 1
17 68B50 U3 DIP24-600 1
18 RESET J4 HDR1X2 1
19 2764 U6 DIP28-600 1

Unfold

Project Attachments
Empty
Project Members
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn