check in
Ongoing

Netflag problems in simulations.

STDNetflag problems in simulations.

tag

1.1k
0
0
0
Mode:Full

License

Public Domain

Creation time:2021-02-25 13:13:30Update time:2021-02-25 14:53:59

Description

In answering this topic:

 

https://easyeda.com/forum/topic/voltage-source-simulation-pcb-implementation-dabdd889176c4cb2a7de722c3031bb9e

 

it has been found that there are problems with the internal voltage sources that EasyEDA auto-assigns to simulations when netflags such as VCC, +5V are assigned to nets.

 

  • This causes this simulation to be produce rubbish results which was not noticed by the user as they are a self-confessed novice.

 

It looks like as long as any other explicitly placed voltage source in the sim does not share a common net (other than ground or 0) with an EasyEDA auto-assigned voltage source then all the voltage sources are netlisted correctly

 

However, if any other explicitly placed voltage source in the sim does share a common net (other than ground or 0) with an EasyEDA auto-assigned voltage source then some or all the voltage sources are not netlisted correctly

 

Sheets Sheet_ to Sheet_4 in this project demonstrate this issue by pasting the netlists into the schematics as text.

 

  • Until this issue has been resolved it is recommended that all reqired voltage sources MUST be placed explicitly in the schematic as shown in Sheet_5 to correctly netlist all voltage sources. Voltage sources can then be connected to other nodes using netflags without the netflags invoking additional EasyEDA auto-assigned voltage sources.

 

 

Design Drawing

The preview image was not generated, please save it again in the editor.

BOM

Bom empty

Attachments

OrderFile nameDownload times
No data
Clone
Add to Album
0
0
Share
Report

Project Members

Comment

All Comments(1)
Sort by time|Sort by popularity
Followers0|Likes0
Related projects
Empty

Bottom Navigation