© 2024 EasyEDA Some rights reserved ISO/IEC
Brand new interactions and interfaces
Smooth support for design sizes of over 3W
devices or 10W pads
More rigorous design constraints, more
standardized processes
For enterprises, more professional users
Easy to use and quick to get started
The process supports design scales of 300
devices or 1000 pads
Supports simple circuit simulation
For students, teachers, creators
STD How to use logic gates and devices in EasyEDA: Part 1
Mode:
EasyEDA provides a selection of spice symbols for generic gates or "primitives" as well as individual and multiple device spice symbols for a range of 74HC and 4000 series CMOS devices. This projects describes the features of and how to use EasyEDA logic primitives.
Before attempting to use these spice symbols, it is **essential** to read the Simulation Tutorial at:
https://docs.easyeda.com/en/Simulation/Headings/index.html
SCHMITTINVEE test
Open in EditorAND2EE test
Open in EditorAND2EE test2
Open in EditorDELAYEE test
Open in EditorID | Name | Designator | Quantity |
---|---|---|---|
1 | 1k | RLOAD,RSOURCE,RSOURCE1,RSOURCE2,RLOAD1,RSOURCE3,RSOURCE4 | 7 |
2 | SCHMITTINVEE td=200n lothresh=0.25 hithresh=0.75 | U1 | 1 |
3 | SIN(2.5 4 1Meg) | V1 | 1 |
4 | SINE(5 2 100k) | VRAIL,VRAIL1 | 2 |
5 | AND2EE td=200n | U1,U2 | 2 |
6 | PULSE(-1 5 0 10n 10n 1u 2u) | V1,V4 | 2 |
7 | PULSE(-1 5 2.5u 10n 10n 1u 2u) | V2,V5 | 2 |
8 | DELAYEE td=2.25u | U1 | 1 |
9 | SIN(2.5 4 1Meg 0 0 -45) | V1 | 1 |
Unfold
Loading...
Do you need to add this project to the album?