© 2023 EasyEDA Some rights reserved
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 30,000 devices or 100,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD Public user help
AC sweep
Open in EditorCapacitance vs. DC bias test jigs
Open in Editorwhy unknown subckt error
Open in EditorAn example DPDT CO switch symbol
Open in Editor221102014 missing subckts
Open in EditorBJT Curve Tracer
Open in EditorRazavi Switched Capacitor Integrator
Open in EditorOpamp Colpitts Oscillator Startup 01
Open in EditorFM Modulator
Open in Editortilde test
Open in EditorTLE2426 'Rail Splitter' demonstration jig
Open in EditorNMOS curve tracer
Open in EditorPS2505-1 test jig
Open in EditorPS2505-4 test jig
Open in EditorEnergy on a capacitor
Open in EditorComparing Schottky models
Open in EditorLM317 and Dual TIP36C fixed
Open in EditorHow to build a spice model for a dual opamp
Open in Editortimer circuit fixed
Open in EditorPNP bjt curve tracer
Open in EditorTLV9302_DC test jig
Open in EditorWhy BJTs need a base resistor
Open in EditorID | Designator | Quantity |
---|---|---|
1 | Q1,Q3 | 2 |
2 | VCE | 1 |
3 | VBASE | 1 |
4 | R11 | 1 |
5 | V2,V1 | 2 |
6 | XMM1 | 1 |
7 | U5 | 1 |
8 | R2 | 1 |
9 | R1 | 1 |
10 | U1 | 1 |
11 | R1 | 1 |
12 | R2 | 1 |
13 | C1 | 1 |
14 | R3,R_DC_BIAS | 2 |
15 | C2,C_IN_COUPLING,C_OUT_COUPLING,C1,CINTEGRATOR | 5 |
16 | V1 | 1 |
17 | V_DC_BIAS | 1 |
18 | V_SIG_GEN | 1 |
19 | R1,R6,R2,R3 | 4 |
20 | C_TEST | 1 |
21 | RX10_PROBE | 1 |
22 | CX10_PROBE | 1 |
23 | D1,D2,D3,D4 | 4 |
24 | T1 | 1 |
25 | S1 | 1 |
26 | R2 | 1 |
27 | R3,R14 | 2 |
28 | C1 | 1 |
29 | R4,R5,R7,R13,R8,R10,R1,R3 | 8 |
30 | R9 | 1 |
31 | M1 | 1 |
32 | R12 | 1 |
33 | R15,R7,R8 | 3 |
34 | R16 | 1 |
35 | R19 | 1 |
36 | V1 | 1 |
37 | U1,U3,U4,U2 | 4 |
38 | IB | 1 |
39 | V3 | 1 |
40 | V4 | 1 |
41 | V5 | 1 |
42 | M3,M2,M1,M4 | 4 |
43 | C1 | 1 |
44 | MOPAMP1,MOPAMP2 | 2 |
45 | MOPAMP0 | 1 |
46 | MOPAMP3,MOPAMP4 | 2 |
47 | V2 | 1 |
48 | V1 | 1 |
49 | C2 | 1 |
50 | V0 | 1 |
51 | U1,U3 | 2 |
52 | R2,R4 | 2 |
53 | L1,L2 | 2 |
54 | C1,C2,C3,C4 | 4 |
55 | V1,V2 | 2 |
56 | VM1_NO_STARTUP,VM2_STARTUP | 2 |
57 | V3,V4 | 2 |
58 | Q1 | 1 |
59 | R3 | 1 |
60 | C4,C6 | 2 |
61 | C3 | 1 |
62 | C5 | 1 |
63 | L1 | 1 |
64 | VCC | 1 |
65 | C2,C1 | 2 |
66 | VMODULATOR | 1 |
67 | U1 | 1 |
68 | V1 | 1 |
69 | VCC | 1 |
70 | VGS | 1 |
71 | VIOUT | 1 |
72 | M5 | 1 |
73 | R1,R3,R4,R5 | 4 |
74 | R2,R6,R7,R8 | 4 |
75 | VIN | 1 |
76 | U9 | 1 |
77 | U4 | 1 |
78 | V1 | 1 |
79 | VICAP,VIRES | 2 |
80 | BINTERGRATOR | 1 |
81 | RDCPATH | 1 |
82 | E1 | 1 |
83 | C1,C2,C3 | 3 |
84 | V1 | 1 |
85 | D1 | 1 |
86 | D2 | 1 |
87 | D3 | 1 |
88 | ABASE1,AQ1OUT,ALOAD,AIN,AADJ,SET,AREGOUT,AREGIN,ABASE2,AQ2OUT | 10 |
89 | VEC2,REF,VEB1,VEB2,VEC1 | 5 |
90 | R1 | 1 |
91 | R2 | 1 |
92 | C1,C3 | 2 |
93 | R3 | 1 |
94 | C2 | 1 |
95 | C3 | 1 |
96 | R4 | 1 |
97 | VIN | 1 |
98 | U1 | 1 |
99 | Q1,Q2 | 2 |
100 | R5,R6 | 2 |
101 | R1 | 1 |
102 | R2 | 1 |
103 | U1 | 1 |
104 | C1 | 1 |
105 | C5 | 1 |
106 | C2 | 1 |
107 | R4 | 1 |
108 | R5 | 1 |
109 | V1 | 1 |
110 | Q1 | 1 |
111 | M1 | 1 |
112 | U2 | 1 |
113 | T1 | 1 |
114 | Q1 | 1 |
Unfold
Loading...
Do you need to add this project to the album?