Editor Version ×

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators


1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 30,000 devices or 100,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

STD SmartNode Energy Monitor v5 Extended

Project Status: Ongoing

License: CERN Open Hardware License

  • 1.4k
  • 0
  • 4
Creation time: 2018-05-16 17:38:49
Update time: 2022-02-04 23:29:05
This board is the core of a LoRa based energy monitor which can be used to monitor the load on Distribution Transformers, Electricity Generators or Electricity Feeders in real-time. The design was inspired by the [Open Energy Monitor Project](https://openenergymonitor.org/). The board can connect to a LoRa gateway up to 15KM away making it possible to monitor a large network of distribution transformers easily. Together with an ADC conditioning board which is connected to the group of pins labeled J2, the load on the three phases of an energy source can be read into the system and transmitted over a LoRa Network to a datacenter for analysis and visualization. This board has an ATMEGA328 processor on board and is powered by a LiPo battery which can be recharged using the a 6V solar panel. This design has the following features: 1. 5dB PCB antenna for 868MHz 2. CN3065 Solar LiPo Charger 3. Onboard GPS using the Quectel L80-R GPS module. 4. Battery and Solar voltage monitoring using the ADS1115 Analog to Digital converter. 5. LoRa communication module RFM95W This board has dedicated 6 pin interface for the ADC input conditioning daughter board. This design exposes all available digital I/O and analog-to-digital I/O not connected to onboard hardware. The following I/O lines are dedicated to hardware: 1. GPS module - pins D8 (GPS ++EN++), D9 (TX) & D10 (RX). 2. LoRa Module - pins D2 (DIO0), D3 (DIO1), D4 (DIO2), D5 (RST), D6 (NSS), D11 (MOSI), D12 (MISO), D13 (SCK) 3. Voltage Monitor - A4 (SDA), A5 (SCL) 4. LED - D7 The following I/O PINS are labeled but may also be used for any other input output function. 1. Ultrasonic Sensor (D14/ECH, D15/TRG). 2. ADC Conditioning Daughter Board (A2, A3, A6, A7) Full documentation including sketch samples and integration to a back-end will be available on my github page shortly.
Design Drawing
schematic diagram
1 /
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 CN3065 U2 DFN8G-0.5-3X3MM 1
3 4.7uF C8 1206 1
5 0.1uF C3,C11 0603-CAP 2
6 ATMEGA328 U4 TQFP32-08 1
7 Header-Male-2.54_1x2 LED HDR-2X1/2.54 1
8 CON_HEADER_1X06-PTH J1,J2 M1X6 2
9 1.02KΩ R2 0805 1
10 332Ω R1 0805 1
11 2KΩ R4 0805 1
12 22uF C2 1206 1
13 8.2KΩ R5 1206 1
14 10KΩ R6,R3,R7,R8 0805 4
15 MCP1700T-3302E/TT U7 SOT-23(SOT-23-3) 1
16 1uF C1,C4 0805 2
17 ADS1115IDGSR U1 MSOP-10 1
18 Header-Male-2.54_1x4 P1 HDR-4X1/2.54 1
19 10uF C6 0805 1
20 MBR120LSF D1 SOD-123FL 1
21 AP2305GN-HF Q4 SOT-23 1
22 470KΩ(474) R9 0805 1
23 PH2.0-2PWB Horizontal 3.7VLIPO PH2.0-2PWB-HORIZONTAL 1
24 15-22SURSYGC/S530-A2/TR8_colour_idents LED1 15-22_SMD_LED 1
25 8MHz X2 3213 1
26 2.7pF C5 0603 1
27 L80-R U8 L80-M39 1
28 1.8nH L1 0603 1


Project Attachments
Project Members
Target complaint
Related Projects
Change a batch
Add to album ×


reminder ×

Do you need to add this project to the album?


周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675


周一至周五 9:00~18:00
  • 立创EDA微信号


  • QQ交流群


  • 立创EDA公众号