Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD VX-8 GPS and Audio module

License: CC-BY-SA 3.0

Mode: Editors' pick

  • 991
  • 0
  • 0
Update time: 2021-11-10 19:43:52
Creation time: 2021-10-26 17:36:03
Description

VX-8DR GPS and Audio Interface

This module provides a breakout from a Yaesu CT-M11 cable to a Y1-pinout headset jack and a standard serial GPS.

 

For an absolutely simplified GPS-only version of this project, see the writeup linked here. As the basic version only requires 3 components, a pcb would be overkill.

 

But for those wanting a robust implementation and to use the headset without excessive noise artifacts from the GPS module, this version is designed to de-power the GPS module during headset TX to inhibit noise in the transmission. Additionally, the GPS can be de-powered when using as a headset adaptor.

 

Finally, the Mic line is connected to the DAC and the speaker line is connected to the ADC, hence there's some opportunities to code AFSK or other interfaces in the MCU. The USB port on the MCU can be used as a serial interface giving further opportunities for device hacking.

 

The full construction details are available here.

 

Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 PAD 3V3,D2,D4,G,GND,RX,TX,VCC PAD_1.5X3MM 8
2 1uF C1,C2 C0805 2
3 PJ-320D_C521460 CN1 PJ320A 1
4 PZ200V-11-07P H1 HDR-TH_7P-P2.00-V-M 1
5 AO3400A Q1 SOT-23-3_L2.9-W1.6-P1.90-LS2.8-BR 1
6 10K R1,R4,R5,R8,R9,R10 R0805 6
7 22K R2,R3,R7 R0805 3
8 0 R6 R0805 1
9 K2-1102SP-C4SC-04 SW1,SW2 KEY-SMD_4P-L6.0-W6.0-P4.50-LS9.5-BL 2
10 SEEEDUINO XIAO XIAO SEEEDUINO XIAO 1

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn