© 2023 EasyEDA Some rights reserved
Editor Version
×
Standard
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
Profession
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 30,000 devices or 100,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD CAN_stm32_jeston
No Profile
License: GPL 3.0
Description
Schematic to test CAN bus (Controller area network) between Jetson TX2 and STM32.
Setting up the Controller Area Network (CAN) at: [https://lince-facens.github.io/mobilelab/setting-up/can-bus/](https://lince-facens.github.io/mobilelab/setting-up/can-bus/)
Design Drawing
schematic diagram
（
1
/
）
PCB
（
1
/
）
Empty
| ID | Name | Designator | Footprint | Quantity |
|---|---|---|---|---|
| 1 | MCP2551-I/P | U1,U2,U3 | PDIP-8_L10.2-W5.9-P2.54-LS7.6-BL | 3 |
| 2 | Blue Pill STM32F103C6T8(3) | U5,U6 | BLUE PILL STM32F103C6T8(2) | 2 |
| 3 | 1k | R1,R4,R6 | AXIAL-0.3 | 3 |
| 4 | 120 | R2,R5 | AXIAL-0.3 | 2 |
| 5 | LOGIC_LEVEL_CONVERTER | U4 | LOGIC_LEVEL_CONVERTER | 1 |
| 6 | 0.1uF | C1,C2,C3 | RAD-0.1 | 3 |
Unfold
Project Members
0
1
Collect to album
Target complaint
Related Projects
Change a batch
Loading...
Add to album
×
Loading...
reminder
×
Do you need to add this project to the album?