Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Altera MAX EPM7xxx programming board

License: Public Domain

Mode: Editors' pick

  • 660
  • 0
  • 0
Update time: 2022-05-01 12:58:27
Creation time: 2020-01-06 11:29:57
Description

A simple JTAG programming/development board for the Altera/Intel MAX (v1) EPM7xxx series. It provides the ability to add an onboard clock or connect to an external clock.

 

* It was found that R1 should not be connected but pins should be soldered into the holes of R1 but not linked between holes for the chip to be detected properly in Quartus II via the Altera blaster driver.

* C1 and R5 are optional.

* A jumper should be added to J1 if the onboard clock is to be used.

* Add a jumper for J2 if the internal voltage and IO voltages are to be the same.

* The board can be powered via the relevant pins on H9 or H10.

* Please note that the EPM7128S chips tend to get quite hot at 5V over time and this appears to be normal from discussions with other people and my own chips.

Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn