Editor Version ×
recommended

Pro Edition

free

Brand new interactions and interfaces

Smooth support for design sizes of over 3W

devices or 10W pads

More rigorous design constraints, more

standardized processes

For enterprises, more professional users

Std Edition

Easy to use and quick to get started

The process supports design scales of 300

devices or 1000 pads

Supports simple circuit simulation

For students, teachers, creators

Ongoing

STD RedPitaya_PID

RedPitaya_PID

Project tags

License

Public Domain

License: Public Domain

Mode:

Mode

Editors' pick

Editors' pick

  • 289
  • 0
  • 0
Update time: 2024-01-29 10:07:00
Creation time: 2021-09-23 06:24:00
Description

Description

External circuit to embed a Red Pitaya 125-14 and use it as a PID for diode laser's frequency control.

Input: Error signal (-1 to +1V)

Output: Current (-2V to 0), Piezo (-10 to +10V), Triangular Wave (-5 to +5V @50Hz) 

 

Design Drawing

Design Drawing

schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 TestPin +10V,+12V,-12V,GND TESTPIN 4
2 10u C1,C3,C4,C6 C1206 4
3 0.1u C2,C5,C7 C1206 3
4 4-2271013-0 CN1 CONN-TH_96P-P2.54_4-2271013-0 1
5 BAT54WS D1,D2 SOD-323_L1.8-W1.3-LS2.5-RD 2
6 121k R1,R2 R0603 2
7 LT3045EMSE#TRPBF U1 MSOP-12_L4.0-W3.0-P0.65-LS4.9-BL-EP 1
8 LT3094EMSE#TRPBF U2 MSOP-12_L4.0-W3.0-P0.65-LS4.9-BL-EP 1
9 LT1236CCS8-10#PBF U3 SOP-8_L4.9-W3.9-P1.27-LS6.0-TL 1
10 10u C8 CASE-B_3528 1
11 0.1u C9,C10,C12,C13,C18,C19,C22,C23,C15,C16 C0603 10
12 100n C11 C0603 1
13 16p C17,C20 C0603 2
14 32K101-400L5 CUR_IN,CUR_OUT SMA-SMD_EDGE 2
15 32K101-400L5 ERROR_IN,ERROR_OUT,PIEZO_IN,PIEZO_OUT,TRI_OUT ROS-32K101-400L5_V 5
16 Jmp J1,J2 JUMPER-SPDT 2
17 10k R3,R19,R22 R0603 3
18 1M R4,R13,R26 R0603 3
19 1k R5,R6,R28,R29 R0603 4
20 2k R7,R27,R30 R0603 3
21 7.5k R8 R0603 1
22 DNF R9,R14,R31,R32,R35 R0603 5
23 5k R10,R20,R21 R0603 3
24 49.9R R11,R34 R1210 2
25 0R R12,R36 R0603 2
26 100R R15,R33 R0603 2
27 49.9 R16,R23 R1210 2
28 BUF634AIDR U5 SOIC-8_L4.9-W3.9-P1.27-LS6.0-BL 1
29 OPA1604AIDR U4,U7 SOIC-14_L8.7-W3.9-P1.27-LS6.0-BL 2
30 OPA1602AIDR U8 SOIC-8_L4.9-W3.9-P1.27-LS6.0-BL 1
31 OPA1612AID U9 SOIC-8_L4.9-W3.9-P1.27-LS6.2-BL 1
32 0.1u C14 RAD-0.2 1
33 220u C21 CAP-D8.0×H10.5 1
34 X9555WV-2X13-PTV01 CN2,CN3 IDC-TH_X9555WV-2X13-PTV01 2
35 PTVS5V0P1UTP,115 D3 SOD-128_L3.7-W2.5-LS4.7-RD 1
36 1812L200/12DR F1 R1812 1
37 68k R17,R18 R0603 2
38 8k R24 R0603 1
39 3k R25 R0603 1
40 ICL8038N U6 DIP-14_L19.0-W7.0-P2.54-LS7.6-BL 1

Unfold

Project Attachments

Project Attachments

Empty
Project Members

Project Members

Related Projects
Change a batch
Loading...

Comment

Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn