© 2024 EasyEDA Some rights reserved ISO/IEC
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
STD ESP32 Pogo Pin test
License: Public Domain
Mode: Editors' pick
Please help to find an error in my self-made enclosed footprint "ALEX_ESP32-WROOM-32" - when I put this footprint on a PCB, a DRC errors occur with tracks from pads 35..38.
Seems that these pre-wired tracks don't "know" that they must connect corresponding pads.
I plan to use this design to test assembled boards with pogo pins.
ID | Name | Designator | Footprint | Quantity | BOM_Supplier | BOM_Supplier Part | BOM_Manufacturer | BOM_Manufacturer Part | BOM_JLCPCB Part Class |
---|---|---|---|---|---|---|---|---|---|
1 | ESP-32S | U1 | ALEX_ESP32-WROOM-32 | 1 | LCSC | C82899 | Ai-Thinker | ESP-32S | Extended Part |
Unfold
Loading...
Do you need to add this project to the album?