Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD SD2IEC BACKPLANE

License:

Mode: Editors' pick

  • 6.5k
  • 13
  • 13
Update time: 2022-07-16 08:10:49
Creation time: 2018-05-24 13:04:02
Description
![t3d.png](//image.easyeda.com/pullimage/s06rYnvNi0hHqPkakUjFfe4jfQRypKOtdC2XgsPZ.png) ![b3d.png](//image.easyeda.com/pullimage/VH4SSnG4UvwF12XKr4H6c0ycrQF6bKCCHNwn6i6B.png) ![top2d.png](//image.easyeda.com/pullimage/paNgfyRA0rmtBUoG3FWrGhTacE39jejaRn3RGCgc.png) ![b2d.png](//image.easyeda.com/pullimage/EE54I0vd7kcZDJcEWtisPJTRYL4RcHVZ8QM2zlc2.png) ![sd2iec.jpg](//image.easyeda.com/pullimage/V5ZJee4Pjvm4rmmODno15OAGuL9aFcGqPAcs3tqP.jpeg) ![ROZKŁAD SD2IEC.png](//image.easyeda.com/pullimage/5QntxdEkynHtEmF7R9HPudYWWBHVqdZxDP1iaoAu.png) ![kabelek.png](//image.easyeda.com/pullimage/c35By3j1RET0V1ZouOsHQdxqQ6lhwl8RllNIoTLS.png) # FUSE BITS ATMEGA 644p # ![fuses.png](//image.easyeda.com/pullimage/0nu4ynnC2flylBR6SWcHJ9i2mebDl9fEoGGtoODj.png) eot
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 RESET S2,S3,S4 TACTILE-PTH-SIDEEZ 3
2 AMS1117-3.3 U4 SOT-223 1
3 10uF(106) C8,C7,C9 1206 3
4 10_k RWP10K C1206 1
5 10_k_2 R10K C1206 1
6 ATMEGA644PA-AUR U2 TQFP-44_10X10X08P 1
7 IRLML2402TRPBF Q1,Q2,Q3 SOT-23(SOT-23-3) 3
8 56pF C4,C5 1206 2
9 10KΩ(1002) R1 1206 1
10 FC-3215HRK-620D LED1 1206 1
11 KT-1206Red LED LED2 1206 1
12 8MHz X1 HC-49S 1
13 10KΩ R5,R7,R8,R11,R12,R15 1206 6
14 2X3 2.54mm IDC Box P1 HDR-IDC-2.54-2X3P 1
15 2X3 2.54mm IDC Box IEC DIN_45322_V2 1
16 2X3 2.54mm IDC Box IEC1 DIN 45322 1
17 22KΩ(223) R4,R10,R14 1206 3
18 330Ω R2,R3 1206 2
19 18Ω(18R0) R6,R9,R13 1206 3
20 100nF C6 1206 1
21 EDGE Femal 805 U1 EDGE FEMAL 805 - HW 1
22 TF-15×15 CARD1 SD-MICRO-1 1

Unfold

Project Attachments
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn