© 2024 EasyEDA Some rights reserved ISO/IEC
Brand new interactions and interfaces
Smooth support for design sizes of over 3W
devices or 10W pads
More rigorous design constraints, more
standardized processes
For enterprises, more professional users
Easy to use and quick to get started
The process supports design scales of 300
devices or 1000 pads
Supports simple circuit simulation
For students, teachers, creators
STD fec_system
Mode:
vlc_phy_fec
Open in Editorvlc_phy_fec_encoder_2nd_level
Open in Editorvlc_phy_fec_rs_encoder_3rd_level
Open in Editorvlc_phy_fec_interleaver_3rd_level
Open in Editorvlc_phy_fec_deinterleaver_3rd_level
Open in Editorvlc_phy_rs_decoder_3rd_level
Open in Editorvlc_phy_convolutional_encoder_3rd_level
Open in Editorvlc_phy_viterbi_wrapper
Open in Editorvlc_phy_fec_decoder_2nd_level
Open in Editorvlc_phy_fec_rs_encoder_3rd_level copy
Open in Editorvlc_phy_fec_controller
Open in Editor4x1_buffer
Open in Editorvlc_phy_puncturing
Open in Editorconvolutional_encoder
Open in Editorvlc_phy_depuncturing
Open in Editorvlc_phy_fec_encoder_2nd_level_new
Open in Editorvlc_phy_viterbi_decoder_3rd_level copy
Open in Editorvlc_phy_fec_decoder_2nd_level_new
Open in Editorvlc_phy_depuncturing_new
Open in Editorvlc_phy_puncturing_new
Open in Editorgeneric_interface_protocol
Open in Editorvlc_phy_convolutional_encoder_3rd_level_new
Open in Editorflop_cascade
Open in EditorID | Name | Designator | Quantity |
---|---|---|---|
1 | DFF_EN_RST | U4,U5,U6,U9,U12,U13 | 6 |
2 | xor_gate | U14,U15,U17,U20,U21,U18,U19,U22 | 8 |
Unfold
Loading...
Do you need to add this project to the album?