Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Sodimm ddr2 gpio

License: Public Domain

Mode: Editors' pick

  • 485
  • 0
  • 1
Update time: 2022-01-26 12:34:29
Creation time: 2021-06-02 06:48:00
Description

Sodimm (ddr2 format) gpio module containing level shifter chips, to be used with fpga boards.

Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity BOM_Supplier Part
1 SN74LVC8T245PWR U8,U7,U6,U5,U4,U1,U9 TSSOP-24_L7.8-W4.4-P0.65-LS6.4-BL 7 C27643
2 DDR2 SODIMM EDGE NO TOP U3 DDR2 SODIMM EDGE NO TOP 1 undefined
3 77311-818-02LF H2,H1 HDR-TH_P2.54-V 2 C464599
4 100nF C14,C13,C12,C11,C10,C9,C8,C7,C6,C5,C2,C1,C3,C4 C0402 14 C155422
5 X4622WV-2X06I-C40D28 H3,H4,H5,H6,H7,H8,H9,H10,H11,H12 HDR-TH_12P-P2.00-V-M-R2-C6-S2.00 10 C917564

Unfold

Project Attachments
Empty
Project Members
Target complaint
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn