
RND-P007-0-Trion Display Board
STDRND-P007-0-Trion Display Board
241
0
0
0
Mode:Full
License
:Public Domain
Creation time:2024-01-14 01:36:20Update time:2024-05-27 09:48:33
Description
A display board using a tiny FPGA to allow simple use of a 320x240 display.
The board currently has the following known issues:
- The beeper capacitor should be replaced with a 68ohm resistor
- The HyperRAM part is not connected to DDR capable IO within the Trion FPGA, making it incompatible with Efinix's provided IP core. To use it a custom PHY will need writing (and it will never reach as high bandwidth).
- The JTAG programming header is missing the CRESET_N and SS_N pins, these need to be added to improve debugging cabability
- The FPGA will not currently configure itself from Flash - still investigating this issue...
Otherwise, everything else is working fine!
Design Drawing

BOM


Add to Album
0
0
Share
Report
Project Members
Followers0|Likes0
Related projects

Comment