OngoingZ80 SBC 3.x with Reset circuit and 4x8k ROM selection
STDZ80 SBC 3.x with Reset circuit and 4x8k ROM selection
License
：TAPR Open Hardware License
Description
This design is based on a circuit from Grant Searle all credit to him for the initial circuit, The PCB layout was by me and I I have changed the design to include;
Rom page selection to provide 4x8k blocks. Currently providing 3x MS basic versions and a version of FORTH
Reset on powerup circuit. This holds the CPU in reset for around 1 second on powerup. It also provides an open drain reset for the expansion socket.
The expansion port is now 40pin Scothern Cross compatible
A new jumper to disable onboard memory has been added, for when the expansion provides RAM/ROM
The RTS line is now connected for hardware flow control
An extra power socket.
A ground plane added to reduce cross talk etc.
Design Drawing
The preview image was not generated, please save it again in the editor.BOM
Bom empty
CloneProject Members
Intellectual Property Statement & Reproduction Instructions
This is an open-source hardware project. All intellectual property rights belong to the creator. The project is shared on the platform for learning, communication, and research only; any commercial use is prohibited. If your intellectual property rights are infringed on EasyEDA, please notify us by submitting relevant materials in accordance with the Rules for Complaints and Appeals of IPR Infringement.
Users must independently verify the circuit design and suitability when replicating this project. All risks and consequences are borne by the user, and the platform assumes no liability.
Empty
Comment