![](http://image.easyeda.com/histories/10fe56dea7a146ff8ab2401e9248f3b8.png)
7segment_clock
STD7segment_clock
171
0
0
0
Mode:Full
License
:MIT
Creation time:2019-08-23 03:25:10Update time:2021-11-11 13:49:20
Description
Design Drawing
![](/_next/static/media/empty2.28562477.png)
BOM
![](/_next/static/media/empty1.f115c8c9.png)
![](/_next/static/media/clone.4d8f0c21.png)
Add to Album
0
0
Share
Report
Project Members
Followers0|Likes0
Related projects
![](/_next/static/media/no-content.81aa631d.png)
STD7segment_clock
Comment