Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 30,000 devices or 100,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

STD third_schematic

  • 122
  • 0
  • 0

No Profile

License: Public Domain

Creation time: 2019-11-24 22:47:06
Update time: 2019-11-25 00:15:13
Description
Design Drawing
schematic diagram
1 /
PCB
1 /
Empty
ID Name Designator Footprint Quantity
1 STPS10L60D D1,D2 DO-35 2
2 LM5110-1MNOPB U5 SOIC8 1
3 1μF C7,C8,C9,C15 CAP-D3.0XF1.5 4
4 100μF C13,C16,C5 CAP-D3.0XF1.5 3
5 10μF C14,C17,C3 CAP-D3.0XF1.5 3
6 HT7150A-1-TO92LF 5V U4 SOT-89-3_L4.5-W2.5-P1.50-LS4.2-BR 1
7 Header ultrasonic PULTR1 HDR-4X1/2.54 1
8 Header infrared PULTR2 HDR-4X1/2.54 1
9 FDP52N20 Q1,Q2 TO-220-3_L10.0-W4.5-P2.54-L 2
10 38.1μH L1 AXIAL-0.4 1
11 PIC16F1789-IP MICRO DIP40 1
12 10kΩ R1 AXIAL-0.3 1
13 25Ω R4,R6 AXIAL-0.3 2
14 1k R5,R2 AXIAL-0.3 2
15 U2 6V U2 MOTEUR 1
16 L U1 MOTEUR 1
17 LD1117V50 U7,U6 TO-220-3_L10.0-W4.5-P2.54-T 2
18 Compiler PCOMP HDR-6X1/2.54 1
19 3V-4.2V B2-1307-0001 BAT-TH_BS-2-1 1
20 100n C2,C1 RAD-0.1 2
21 177μF C4 RAD-0.1 1
22 100nF C6 RAD-0.1 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn