Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD CPU SAP-1

CPU SAP-1

Project tags

License

Public Domain

License: Public Domain

Mode:

Mode

Editors' pick

Editors' pick

  • 1.4k
  • 0
  • 0
Update time: 2021-01-22 23:19:14
Creation time: 2020-07-23 14:27:09
Description

Description

The SAP-1 (Simple As Possible) CPU design, as implemented by Ben Eater. All logic components use 7400 "LS" series ICs, and combinational logic using EEPROM ICs. v1.1 includes some modifications to Ben's reference design within: Clock, RAM, MAR, Control, and a major variant to the BCD Output due to using a combined 4-digit 7-segment display module. v1.2 includes only the removal of the DIP switches and other controls for manual programming, modifications to support my "SAP-1 4-Bit Programming Panel"
Design Drawing

Design Drawing

The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 1M R3 RES-ADJ-TH_3P-L9.5-W9.5-P2.50-L_3386P 1
2 100nF C5,C2 CAP-TH_L5.0-W2.5-P5.08-D0.7 2
3 0.1uF C4,C7 CAP-TH_L5.0-W2.5-P5.08-D0.7 2
4 555 U2,U3,U1,U34 DIP8 4
5 K2-3.6×6.1_SMD KEY1,KEY2,KEY3 KEY-SMD_2P-L6.2-W3.6-LS8.0 3
6 Clock LED LED1 LED0603_RED 1
7 SW-SPDT SW1 SW-SPDT- 1
8 1uF C1 CAP-TH_BD4.0-P1.50-D0.8-FD 1
9 1M R5 RES-TH_BD2.2-L6.5-P10.50-D0.6 1
10 1K R6,R4,R1,R2,R7,R41,R93,R54,R55,R92,R91,R94,R61,R71 RES-TH_BD3.0-L9.5-P13.50-D0.6 14
11 0.01uF C3,C6,C8 CAP-TH_L12.5-W5.0-P10.00-D0.6 3
12 220 R8,R16,R14,R13,R12,R11,R10,R9,R15,R17,R19,R20,R21,R22,R23,R24,R18,R32,R30,R29,R28,R27,R26,R25,R31,R39,R38,R37,R36,R40,R34,R88,R89,R35,R33,R43,R44,R45,R46,R47,R48,R49,R42,R53,R52,R51,R50,R56,R57,R58,R59,R86,R85,R84,R83,R82,R81,R80,R79,R78,R77,R76,R75,R87,R73,R72,R70,R69,R95,R96,R68,R63,R67,R66,R65,R64,R74 RES-TH_BD2.2-L6.5-P10.50-D0.6 77
13 74LS08 U5,U49 DIP14 2
14 74LS32 U6 DIP14 1
15 74LS04 U4,U29,U28,U45,U46 DIP14 5
16 74LS245 U7,U12,U13,U32 DIP20 4
17 LED-0603_R LED9,LED8,LED7,LED6,LED5,LED4,LED3,LED2,LED10,LED12,LED13,LED14,LED15,LED16,LED17,LED11,LED25,LED24,LED23,LED22,LED21,LED20,LED19,LED18,LED27,LED31,LED30,LED78,LED33,LED29,LED28,LED26,LED32,LED77,LED34,LED41,LED40,LED39,LED38,LED37,LED36,LED35,LED43,LED47,LED46,LED42,LED45,LED44,LED48,LED49,LED50,LED51,LED53,LED62,LED63,LED64,LED72,LED65,LED66,LED67,LED80,LED79,LED68,LED76,LED61,LED54,LED55,LED56,LED57,LED58,LED59,LED60,LED69,LED70,LED75,LED74,LED73,LED71 LED0603_RED 78
18 74LS173 U8,U9,U10,U11,U14,U15,U47,U31,U37,U38 PDIP-16 10
19 74LS245N U16,U23 DIP20 2
20 74LS283 U18,U17 DIP16 A 2
21 74LS86 U19,U20 DIP14 2
22 74LS02 U48 DIP14 A 1
23 74LS189 U21,U22 74LS189 2
24 74LS157 U26,U25,U24,U30 DIP16 4
25 DS-08RP_C319056 SW2 SW-TH_DS-08XP 1
26 1k R90 RES-TH_BD2.2-L6.5-P10.50-D0.6 1
27 74LS00 U27,U42 DIP14 2
28 SPDT S1,S2 DIP 2
29 DS-04RP_C319060 SW3 SW-TH_DS-04XP 1
30 74LS161 U33,U40 DIP16 A 2
31 7-SEGMENT-4DIGIT-YOUNGSUN LED52 7-SEGMENT-4DIGIT-YOUNGSUN 1
32 10K R60 RES-TH_BD3.0-L9.5-P13.50-D0.6 1
33 AT28C16 U35,U43,U44,U50 DIP24-600 4
34 100K R62 RES-TH_BD2.2-L6.5-P10.50-D0.6 1
35 74LS107 U36 DIP14 1
36 74LS139 U39 DIP16 1
37 74LS138 U41 DIP16 1
38 74LS32 U52 DIP-14_3D 1
39 74LS08 U51 DIP-14_3D 1

Unfold

Project Attachments

Project Attachments

Empty
Project Members

Project Members

Target complaint
Related Projects
Change a batch
Loading...

Comment

Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn