Editor Version ×
recommended

Pro Edition

free

Brand new interactions and interfaces

Smooth support for design sizes of over 3W

devices or 10W pads

More rigorous design constraints, more

standardized processes

For enterprises, more professional users

Std Edition

Easy to use and quick to get started

The process supports design scales of 300

devices or 1000 pads

Supports simple circuit simulation

For students, teachers, creators

Ongoing

STD Digital Clock

Digital Clock

Project tags

License

License:

Mode:

Mode

Editors' pick

Editors' pick

  • 99
  • 0
  • 0
Update time: 2022-05-06 12:05:18
Creation time: 2021-11-09 01:19:52
Description

Description

Empty
Design Drawing

Design Drawing

schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 0.1uF C1 CAP-TH_BD5.0-P2.00-D0.8-FD 1
2 0.1uF C2 CAP-TH_L3.0-W2.0-P5.08-D0.7 1
3 1uF C3,C4 CAP-TH_L3.0-W2.0-P5.08-D0.7 2
4 4007 D1,D2,D3,D4,D5 DO-41_BD2.4-L4.7-P8.70-D0.9-RD 5
5 1k R1,R2 AXIAL-0.3 2
6 470 R3,R4,R5,R6,R7,R8 AXIAL-0.3 6
7 10k R9,R10,R12 AXIAL-0.3 3
8 10K R11 AXIAL-0.3 1
9 PBSwitch SW1,SW2 KEY-TH_4P-L6.0-W6.0-P4.50 2
10 CD4026BEE4 U1,U5,U7,U9,U10,U17 PDIP-16_L19.3-W6.4-P2.54-LS7.9-BL 6
11 NE555P U2 DIP-8_L9.8-W6.6-P2.54-LS7.6-BL 1
12 5611AH U3,U4,U6,U8,U11,U13 1 DIGIT 7 SEGHMENT DISPLAY LED CL5611AH 6
13 7408 AND U14 DIP14 1
14 7411 U15,U16 DIP14 2

Unfold

Project Attachments

Project Attachments

Empty
Project Members

Project Members

Related Projects
Change a batch
Loading...

Comment

Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn