OngoingLogic Project
STDLogic Project
46
0
0
0
Mode:Full
License
：Public Domain
Creation time:2021-12-23 22:56:16Update time:2024-04-15 17:26:20
Description
This is a basic ALU that has 16 diffrent opretaion of AND, OR and so on
4-bit BUS size
Design Drawing
The preview image was not generated, please save it again in the editor.BOM
Bom empty
CloneAdd to Album
0
0
Share
Report
Project Members
Followers0|Likes0
Related projects
Empty
Comment