Ongoing
easyeda 5
STDeasyeda 5
280
0
0
0
Mode:Full
License
:Public Domain
Creation time:2022-03-23 23:08:56Update time:2022-03-24 01:04:39
Description
PORTAS LOGICAS BASICAS COM TRANSISTORES
Design Drawing
The preview image was not generated, please save it again in the editor.
BOM
Bom empty
Clone
Add to Album
0
0
Share
Report
Project Members
Followers0|Likes0
Related projects
Empty
Comment