© 2024 EasyEDA Some rights reserved ISO/IEC
Editor Version
×
Standard
1.Easy to use and quick to get started
2.The process supports design scales of 300 devices or 1000 pads
3.Supports simple circuit simulation
4.For students, teachers, creators
Profession
1.Brand new interactions and interfaces
2.Smooth support for design sizes of over 5,000 devices or 10,000 pads
3.More rigorous design constraints, more standardized processes
4.For enterprises, more professional users
Ongoing
STD class D amplifier V2
License: Public Domain
Mode: Editors' pick
- 1
Update time：
2021-10-20 01:41:42
Creation time：
2021-09-18 14:53:28
Description
The modulator section of this amplifier consist of a clock generator, low pass filter, comparator and non-inverting buffer. The input signal is biased to 2.5V and compared with an high frequency triangle wave to generate the PWM signal. The signal is then buffered before passing through a RCD network to generate dead time between the on/off pair. The gate driver drives the MOSFET gate to generate an amplifier version of the PWM. The PWM is then filtered using LC filter and finally outputs to a speaker.
Design Drawing
schematic diagram
（
1
/
）
PCB
（
1
/
）
The preview image was not generated, please save it again in the
editor.
Unfold
Project Members
0
1
Collect to album
Related Projects
Change a batch
Loading...
Add to album
×
Loading...
reminder
×
Do you need to add this project to the album?