Editor Version ×
recommended

Pro Edition

free

Brand new interactions and interfaces

Smooth support for design sizes of over 3W

devices or 10W pads

More rigorous design constraints, more

standardized processes

For enterprises, more professional users

Std Edition

Easy to use and quick to get started

The process supports design scales of 300

devices or 1000 pads

Supports simple circuit simulation

For students, teachers, creators

Ongoing

STD Digital Clock

Digital Clock

Project tags

License

License:

Mode:

Mode

Editors' pick

Editors' pick

  • 794
  • 1
  • 0
Update time: 2019-12-05 19:14:54
Creation time: 2019-09-27 13:11:36
Description

Description

Saber eletronica fora de serie N*6 de 1989
Design Drawing

Design Drawing

schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 555 U11 DIP-8 1
2 1u C1 1UF/25V_CAP-D5.0XF2.0 1
3 100u C2 1UF/25V_CAP-D5.0XF2.0 1
4 10u C3 1UF/25V_CAP-D5.0XF2.0 1
5 SWITCH LENTO,RAPIDO SWITCH-6X6X5_TH 2
6 SWITCH MTS-102 SW1 SWITCH_MTS-102_PCB 1
7 4017 U5,U6,U7,U8,U9,U10 DIP-16_16P-L20.2-W6.6-P2.54-LS7.6-BL 6
8 7805 U12 TO-220(TO-220-3) 1
9 470 R1,R6,R7,R8,R9 AXIAL-6.3X2.4 5
10 47k R2 AXIAL-6.3X2.4 1
11 3M3 R3 AXIAL-6.3X2.4 1
12 2k2 R4 AXIAL-6.3X2.4 1
13 4k7 R5 AXIAL-6.3X2.4 1
14 2m2 POT1 TRIMPOT_3296W_5KΩ_NF 1
15 7-SEGMENT-DISPLAY DISPLAY1,DISPLAY2,DISPLAY3,DISPLAY4 7-SEGMENT-DISPLAY 4
16 4033 U1,U2,U3,U4 DIP16 4
17 Vcc J1 1X01 1
18 Gnd J2 1X01 1

Unfold

Project Attachments

Project Attachments

Empty
Project Members

Project Members

Related Projects
Change a batch
Loading...

Comment

Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn