Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD DC RX phasing

License: CC-BY-SA 3.0

Mode: Editors' pick

  • 328
  • 0
  • 0
Update time: 2023-05-12 04:00:16
Creation time: 2018-12-04 18:27:29
Description
Direct Conversion receiver built using available parts. The heart of it is the detector "borrowed" from Belka-DX design by "Oleg 9" user on cqham.ru forum. It requires neither RF transformers nor differential amplifiers, yet accumulates the signal energy from both half-periods thanks to the clever switched capacitor design. The detector I and Q channels are amplifiedby BJT preamps with input impedance of about 50 Ohm each. There is a reasonable impedance match in the audio band, and no noisy resistors on the output. I didn't measure the sensitivity yet, but it works well on 20m, with the noise floor well below ambient with a random wire antenna in a relatively quiet suburban location. The phasing SSB demodulator is a well known all-pass circuit, using TL974 opamp in DIP-14 package. It works fine from the 3V supply. The circuit can be supplied from 3..4.2V directly to the "3V3" connector, or from 5..12V through the onboard regulator. The quadrature VFO I am using is a $2 clone Si5351A board from Aliexpress, plus a $1 Arduino compatible board (same source) using lgt8f328p MCU. For testing, it is running a sketch generating fixed frequency (14080kHz FT4) I and Q phases on CLK0 and CLK1 outputs. Both boards are supplied from the same 3.3V rail as the rest of the receiver. I will try answer questions here: [https://groups.io/g/qrptech](https://groups.io/g/qrptech)
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 2n2 C1,C2 1206 2
2 2p2 C3,C12 C0805 2
3 100p C4,C7,C8,C9 C0805 4
4 100n C5,C6,C23 CAP0.1 3
5 100n C10,C11 C0805 2
6 47u C13,C14 CAP-D5.0XF2.54 2
7 10n C15,C17 1206 2
8 47n C16,C18 1206 2
9 1n C19,C20 C0805 2
10 15n poly C21,C22,C24,C25 RAD-0.4(12.7X2.54/D0.8X10) 4
11 10u C26,C29 CAP-D3.0XF1.5 2
12 1u C27 1206 1
13 2n C28 1206 1
14 SCHOTTKY (BAT47)-2.6V D1,D2 SMA_L4.3-W2.7-LS5.0-RD 2
15 T37_Inductor L1,L2 L_TOROID_HORIZONTAL_D4.1MM_P8.00MM_DIAMETER4-5MM_AMIDON-T16 2
16 ANT P1 HDR-3X1/2.54 1
17 BPFIN P2 HDR-4X1/2.54 1
18 VFOI P3 HDR-1X2/2.54 1
19 VFOQ P4 HDR-1X2/2.54 1
20 BPFOUT P5 HDR-4X1/2.54 1
21 I/Q swap P6 HDR-2X2/2.54 1
22 3V3 P7 HDR-1X2/2.54 1
23 AF_OUT P8 HDR-1X2/2.54 1
24 VIN P9 HDR-1X2/2.54 1
25 MMBT3904 Q1,Q2 PG-SOT23-3_L2.9-W1.3-P1.90-LS2.4-BR 2
26 MMBT3906 Q3,Q4 PG-SOT23-3_L2.9-W1.3-P1.90-LS2.4-BR 2
27 47 R1,R2,R14,R15 RES_1206 4
28 0 R3,R4 RES_1206 2
29 1k R5 RES_1206 1
30 27k R6,R8 RES_1206 2
31 22k R7,R9 RES_1206 2
32 470 R10,R11 RES_1206 2
33 330 R12,R13 RES_1206 2
34 10k R16,R18,R20,R21,R22,R24,R26,R27 1206 8
35 2k R17,R28,R29 1206 3
36 7.5k R19 1206 1
37 20k R23 1206 1
38 75k R25 1206 1
39 SN74LVC1G3157DBVR U1,U2 SOT-23-6_L2.9-W1.6-P0.95-LS2.8-BR 2
40 AMS1117-3.3V U4 SOT-223-4_L6.5-W3.5-P2.30-LS7.0-BR 1
41 TL974IP U3 PDIP-14_L19.7-W6.6-P2.54-LS8.3-BL 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn