Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Victor_Lopes_TP2_Revisado

License: Public Domain

Mode: Editors' pick

Cloned from Victor_Lopes_TP2

  • 350
  • 0
  • 0
Update time: 2021-03-01 12:21:21
Creation time: 2021-02-28 20:55:21
Description
A PCB desenvolvidada foi projetada para se conectar (placa - placa) com o kit de desenvolvimento LaunchPad XL TMS320F28379D.
Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 BAS116LP3-7 D10,D7,D6,D15,D11,D4,D14,D5 X3-DFN0603-2_L0.6-W0.3-RD 8
2 ACS759xCB-050B-PFF U6,U14 ALLEGRO_CB_PFF 2
3 XY128V-A-5.08-2P U12,U11 CONN-TH_XY128V-A-5.08-2P 2
4 0.001 R8 RES-SMD_L10.1-W6.7 1
5 0.1u C11,C7,C6,C16,C15,C24,C21,C18,C22,C12,C19,C23,C10,C9 C0603 14
6 18n C13 C0603 1
7 4.7u C5,C8 C0603 2
8 10n C1 C0603 1
9 22n C17,C2 C0603 2
10 59n C20 C0603 1
11 220p C3 C0603 1
12 10u C4 C0603 1
13 72n C14 C0603 1
14 CONECTOR DC POWERJACK J1 POWER_JACK_SLOT! 1
15 95278-801A12LF H2 HDR-SMD_12P-P2.54-V-R2-C6-S7.3 1
16 LT3045EDD-1#TRPBF U13 DFN-10_L3.0-W3.0-P0.50-BL-EP 1
17 KF88SA-16.0-2P U8,U7,U15 CONN-TH_KF88SA-16.0-2P 3
18 INA190A3-DDF U4 SOT-23-8 1
19 50 R19,R10,R6,R30,R24 R0603 5
20 33.2k R9 R0603 1
21 249 R7 R0603 1
22 360 R5 R0603 1
23 1k R4,R14,R18,R21,R22,R25,R29 R0603 7
24 1.2k R3 R0603 1
25 200 R2,R1 R0603 2
26 150 R16,R17 R0603 2
27 27k R13 R0603 1
28 49.9k R12 R0603 1
29 10k R20,R15,R28,R23 R0603 4
30 130 R27 R0603 1
31 110 R26 R0603 1
32 453k R11 R0603 1
33 ESD9X3.3ST5G D3,D1,D9,D13,D8,D12 SOD-923_L0.8-W0.6-LS1.0-RD 6
34 DMP2100U-7 Q2 SOT-23_L2.9-W1.3-P0.95-LS2.4-BR 1
35 BDFN2C051L D2 DFN-2L_L1.0-W0.6-P0.65 1
36 OPA2387 U1,U2,U3 VSSOP-8_L3.0-W3.0-P0.65-LS5.0-BL 3
37 OPA2990IDR U5,U9 SOIC-8_L4.9-W3.9-P1.27-LS6.0-BL 2

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn