Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 5,000 devices or 10,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Ongoing

STD Buff Tone

License:

Mode: Editors' pick

  • 253
  • 0
  • 0
Update time: 2021-09-13 16:47:25
Creation time: 2021-08-31 12:55:32
Description

Tone

Design Drawing
schematic diagram
1 /
PCB
1 /
The preview image was not generated, please save it again in the editor.
ID Name Designator Footprint Quantity
1 100n C1 C1206 1
2 2.2u C2 C1206 1
3 0.1u C3 C1206 1
4 .015u C4,C5 C1206 2
5 1500pf C6,C7 C1206 2
6 +9V J1 HDR-M-2.54_1X1 1
7 +4.5V J2 HDR-M-2.54_1X1 1
8 GND J3 HDR-M-2.54_1X1 1
9 Input J4 HDR-M-2.54_1X1 1
10 Vmax J5 HDR-M-2.54_1X1 1
11 Vc J6 HDR-M-2.54_1X1 1
12 Vmin J7 HDR-M-2.54_1X1 1
13 Bmin J8 HDR-M-2.54_1X1 1
14 Bc J9 HDR-M-2.54_1X1 1
15 Bmax J10 HDR-M-2.54_1X1 1
16 Tmin J11 HDR-M-2.54_1X1 1
17 Tc J12 HDR-M-2.54_1X1 1
18 Tmax J13 HDR-M-2.54_1X1 1
19 Output J14 HDR-M-2.54_1X1 1
20 10M R1 R1206 1
21 10k R2,R4,R5,R6 R1206 4
22 20k R3 R1206 1
23 3.3k R7 R1206 1
24 100 R8 R1206 1
25 47k R9 R1206 1
26 TLC074IDRG4 U1 SOIC14N 1

Unfold

Project Attachments
Empty
Project Members
Related Projects
Change a batch
Loading...
Add to album ×

Loading...

reminder ×

Do you need to add this project to the album?

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn