Editor Version ×
Standard

1.Easy to use and quick to get started

2.The process supports design scales of 300 devices or 1000 pads

3.Supports simple circuit simulation

4.For students, teachers, creators

Profession

1.Brand new interactions and interfaces

2.Smooth support for design sizes of over 30,000 devices or 100,000 pads

3.More rigorous design constraints, more standardized processes

4.For enterprises, more professional users

Std Editiontest

License:

Published Time:2017-10-07 12:57:05
  • 281
  • 0
  • 0
Description
Documents
ID Name Designator Footprint Quantity
1 KS-12065D03YA BUZ1 BZ2-7.6-D12.0XH6.5MM 1
2 1.5nF C1 1206 1
3 4.7nF C2 1206 1
4 10nF C3 1206 1
5 100nF C4 1206 1
6 100uF C5,C6 CAP-D6.3XF2.5 2
7 1N4148W D1 SOD-123 1
8 Header-Female-2.54_1x2 P1 HDR-1X2/2.54 1
9 Header-Female-2.54_1x4 P2 HDR-4X1/2.54 1
10 TRANSISTOR_FET_BS170-SOT-23 Q1 SOT-23 1
11 MMBT2222A Q2 SOT23-3 1
12 100Ω R1 1206 1
13 1KΩ R2 1206 1
14 270KΩ R3 1206 1
15 33KΩ R4,R7 1206 2
16 390KΩ R5 1206 1
17 1.2KΩ R6 1206 1
18 100KΩ R8 1206 1
19 4.7KΩ R9 1206 1
20 1.8KΩ R10 1206 1
21 ATTINY13A-SSU U1 SOIC-8_150MIL 1
22 LM358ADT U2 SOIC-8_150MIL 1
23 78L05 U3 SOT-89(SOT-89-3) 1

Unfold

Project Attachments
Empty

服务时间

周一至周五 9:00~18:00
  • 0755 - 2382 4495
  • 153 6159 2675

服务时间

周一至周五 9:00~18:00
  • 立创EDA微信号

    easyeda

  • QQ交流群

    664186054

  • 立创EDA公众号

    lceda-cn